

# **YDA138**

**D-3** 

#### STEREO 10W DIGITAL AUDIO POWER AMPLIFIER

#### ■Overview

YDA138 (D-3) is a high efficient digital audio power amplifier IC that operates with a single 12V power supply.

An audio power amplifier with a maximum output of 10W ( $R_L$ =8 $\Omega$ )×2ch or 20W ( $R_L$ =4 $\Omega$ )×1ch can be configured with one chip.

YDA138 has a "Pure Pulse Direct Speaker Drive Circuit" which directly drives speakers while reducing distortion of pulse output signal and reducing noise on the signal, and realizes the highest standard low distortion rate characteristics and low noise characteristics as 10W-class of output digital amplifier IC.

In addition, circuit design with fewer external parts can be made depend on the condition of use because corresponds to filter less.

YDA138 has 50mW ( $R_L$ =32  $\Omega$ )×2ch Class AB headphone amplifiers.

YDA138 provides Over-current protection function for speaker output terminals, IC thermal protection function, POP noise reduction function, and AM interference measures function as well as power-down function and output mute function.

#### ■ Features

#### Digital Amplifier

- •Continuous maximum output  $\begin{array}{ccc} 10~W\times 2ch & @V_{DDP}\!\!=\!\!12.0V,~R_L\!\!=\!\!8\,\Omega\,,~THD+N\!\!=\!\!10\%\\ 20~W\times 1ch & @V_{DDP}\!\!=\!\!12.0V,~R_L\!\!=\!\!4\,\Omega\,,~THD+N\!\!=\!\!10\% \end{array}$
- Efficiency

88 % @ $V_{DDP}$ =12.0V,  $R_L$ =8  $\Omega$ , Po=10W

- Distortion Rate (THD+N)
  - $0.02 \% @V_{DDP}=12.0V, R_L=8 \Omega, Po=1.0W$
- ·S/N Ratio

103dB @ $V_{DDP}$ =12.0V,  $R_L$ =8 $\Omega$ , Po=10W, VOL[1:0]=H,H

- ·Channel Separation
  - -70dB @ $V_{DDP}$ =12.0V,  $R_L$ =8 $\Omega$ , VOL[1:0]=H,H

#### Class AB Headphone Amplifier

Maximum output

 $50mW{\times}2ch$  @  $V_{DDP}\!\!=\!\!12.0V,\,R_L\!\!=\!\!32\,\Omega$  , THD+N=10%

Distortion Rate(THD+N)

 $0.01 \% @V_{DDP}=12.0V, R_L=32 \Omega, P_{ho}=30mW$ 

·S/N Ratio

95dB @ $V_{DDP}$ =12.0V,  $R_L$ =32  $\Omega$ ,  $P_{ho}$ =20mW, VOL[1:0]=H,H

#### Others

- •Operating power supply range 9.0V to 13.5V
- Multi-channel synchronizing operation by Master/Slave switching function
- Carrier frequency switching function 524kHz/466kHz
- ·Sleep function with SLEEPN terminal
- Output muting function with MUTEN terminal
- Over-current protection function
- Thermal protection function
- •Clock stop detection function
- Pop noise reduction function
- · AM interference measures function
- · Analog input/BTL (Bridge-Tied Load) output
- •42-pin plastic SSOP

Pin lead plating with Pd free (YDA138-EZ)

YAMAHA CORPORATION

YDA138 CATALOG CATALOG No.:LSI-4DA138A20

2005.3



# ■Terminal configuration

	$\bigcirc$		
HPOR	1	42	HPOL
AVSS	2	41	REFA
VSSBGR	3	40	PVDDREG
VREFR	4	39	□ VREFL
INR	5	38	INL
MUTEN	6	37	☐ HP
PVDDPR	7	36	PVDDPL
OUTPR	8	35	OUTPL
PVSSR	9	34	PVSSL
PVSSR	10	33	PVSSL
PVSSR	11	32	PVSSL
PVSSR	12	31	□ PVSSL
PVSSR	13	30	□ PVSSL
OUTMR	14	29	OUTML
PVDDMR	15	28	PVDDML
PROTN	16	27	□ VOL1
SLEEPN	17	26	□ VOL0
DVSS	18	25	MODE2
CKIO	19	24	MODE1
XO	20	23	MODE0
XI	21	22	DVDD

<42-pin SSOP Top View>

# **YDA138**



# ■Terminal function

No.	Name	I/O	Function	Voltage tolerance
1	HPOR	0	R-ch Headphone Output terminal	LV
2	AVSS	Pow	5V Analog Ground terminal	LV
3	VSSBGR	Pow	Ground terminal for Reference Voltage Supply	LV
4	VREFR	0	R-ch Reference Voltage terminal (with external capacitor)	LV
5	INR	I	R-ch Analog Signal Input terminal	LV
6	MUTEN		Mute Control terminal	LV
7	PVDDPR	Pow	R-ch 12V-line VDD terminal	HV
8	OUTPR	0	R-ch Positive Side Output terminal	HV
9	PVSSR	Pow	R-ch 12V-line VSS terminal	HV
10	PVSSR	Pow	R-ch 12V-line VSS terminal	HV
11	PVSSR	Pow	R-ch 12V-line VSS terminal	HV
12	PVSSR	Pow	R-ch 12V-line VSS terminal	HV
13	PVSSR	Pow	R-ch 12V-line VSS terminal	HV
14	OUTMR	0	R-ch Negative Side Output terminal	HV
15	PVDDMR	Pow	R-ch 12V-line VDD terminal	HV
16	PROTN	0	Warning Signal Output terminal (O/D)	HV
17	SLEEPN	I	Sleep Control terminal	HV
18	DVSS	Pow	Digital Ground terminal	LV
19	CKIO	I/O	Clock Input/Output terminal	LV
20	XO	0	CERALOCK connection terminal *1	LV
21	XI		CERALOCK connection terminal *1	LV
22	DVDD	I	Digital Power Supply terminal (Connect to REFA terminal outside the IC)	LV
23	MODE0		Operating Mode Selection terminal	LV
24	MODE1	I	Operating Mode Selection terminal	LV
25	MODE2		Operating Mode Selection terminal	LV
26	VOL0		Input Sensitivity Setting terminal	LV
27	VOL1		Input Sensitivity Setting terminal	LV
28	PVDDML	Pow	L-ch 12V-line VDD terminal	HV
29	OUTML	0	L-ch Negative Side Output terminal	HV
30	PVSSL	Pow	L-ch 12V-line VSS terminal	HV
31	PVSSL	Pow	L-ch 12V-line VSS terminal	HV
32	PVSSL	Pow	L-ch 12V-line VSS terminal	HV
33	PVSSL	Pow	L-ch 12V-line VSS terminal	HV
34	PVSSL	Pow	L-ch 12V-line VSS terminal	HV
35	OUTPL	0	L-ch Positive Side Output Terminal	HV
36	PVDDPL	Pow	L-ch 12V-line VDD terminal	HV
37	HP		Headphone Control terminal	LV
38	INL	ı	L-ch Analog Signal Input terminal	LV
39	VREFL	0	L-ch Reference Voltage terminal (with external capacitor)	LV
40	PVDDREG	Pow	12V-line PVDD terminal for Regulator Circuit	HV
41	REFA	0	5V Regulator Output terminal (with external capacitor)	LV
42	HPOL	0	L-ch Headphone Output terminal	LV

(Note) I: Input terminal, O: Output terminal, I/O: Input/Output terminal, Pow: Power supply terminal


LV: Terminal for  $V_{REG}$  power supply voltage range as input voltage range.

HV: Terminal for  $V_{DDP}$  power supply voltage range as input voltage range.

<sup>\*1:</sup> CERALOCK which was described above and will be described later is a registered trade mark of Murata Manufacturing Co.,Ltd.



# ■Block diagram





# ■ Mode setting

Operating Mode

	ating ivi										
SLEEPN	MUTEN	НР	MODE[2:0]	OUT*L	OUT*R	HPOL	HPOR	PROTN	CKIO	Outline	
L	*	*	*	WL	WL	WL	WL	Z	Z	Sleep mode	
Н	L	L	*	WL	WL	WL	WL	Z	-	DA Mute mode *A)	
Н	L	Н	*	WL	WL	RF	RF	Z	-	HA Mute mode *A)	
Н	Н	L	LLL	P-H	P-H	WL	WL	Z	-	DA External Clock Slave mode *A)	
Н	Н	L	LLH	P-L	P-L	WL	WL	Z	-	DA External Clock Slave mode *A)	
Н	Н	L	LHL	P-H	P-H	WL	WL	Z	-	DA External Clock Master mode *A)	
Н	Н	L	LHH	P-L	P-L	WL	WL	Z	-	DA External Clock Master mode *A)	
Н	Н	L	HLL	PLS	PLS	WL	WL	Z	-	DA Internal Clock Slave mode *A)	
Н	Н	L	HHL	PLS	PLS	WL	WL	Z	-	DA Internal Clock Master mode *A)	
Н	Н	Н	*	WL	WL	SIG	SIG	Z	-	HA mode *A)	
Н	*	*	LL*	-	-	-	-	-	CKIN	4.19MHz Clock Input	
Н	*	*	LH*	-	-	-	-	-	CKOUT	4.19MHz Clock Output	
Н	*	*	HLL	-	-	-	-	-	CKIN	≒500kHz Input (Internal Clock)	
Н	*	*	HHL	-	-	-	-	-	CKOUT	≒500KHz Output (Internal Clock)	

#### Note:

- 1) "H" and "L" means logic level High and logic level Low, respectively.
- 2) "WL" means output disabled (weak pull-down output). "RF" means reference level output. "Z" means Hi-Z.
- 3) "P-H" means a carrier clock of 524kHz. "P-L" means a carrier clock of 466kHz. "PLS" means a carrier clock of approx. 500kHz (Internally generated clock).
- 4) "SIG" means an analog audio signal output.
- 5) "CKIN" means input of a clock with designated frequency. "CKOUT" means output of a designated clock.
- 6) "DA" means Digital Amplifier. "HA" means Headphone Amplifier.
- 7) Each output of OUT\*L, OUT\*R, HPOL, HPOR, PROTN, and CKIO becomes a state as shown in "Protection Mode", depending on the protection state, when entering protection state from a mode except sleep mode.
- 8) In monaural mode, OUT\*R signal as shown in the above "Operating Mode" becomes the same as OUT\*L signal. And, HPOR becomes "WL."
- 9) In operating modes indicated by \*A), a state of the output signal becomes a state as shown in "Protection Mode" during a protection mode.
- 10) "HLH" and "HHH" of MODE[2:0] is reserved for system use.

#### Protection Mode

SLEEPN	MUTEN	ΑН	MODE[2:0]	T∗TUO	OUT*R	ПРОС	HPOR	PROTN	CKIO	Outline	
Н	Н	L	*	WL	WL	WL	WL	L	Z	Digital Amplifier Over-current Protection	
Н	*	*	*	WL	WL	WL	WL	L	Z	Over-Temperature Protection	
Н	*	*	*	WL	WL	-	-	-	ı	Clock Stop Protection	
Н	*	*	*	WL	WL	WL	WL	Z	Z	Low Voltage Malfunction Prevention Protection	
Н	Н	*	*	WL	WL	RF	RF	-	-	Power Supply Voltage Fluctuation Protection	

#### Note

1) Each protection function operates when input terminal is in the designated logic condition. Output terminal becomes a state as shown in the above during protection mode.



#### ■ Description of operating functions

#### Digital Amplifier Function

YDA138 has digital amplifiers with analog input, PWM pulse output, Maximum output of 10W ( $R_L$ =8  $\Omega$ )×2ch.

Distortion of PWM pulse output signal and noise of the signal is reduced by adopting "Pure Pulse Direct Speaker Drive Circuit"

#### First Stage Amplifier Gain Setting Function

YDA138 is composed of the first stage amplifier with gain setting control and 18dB fixed-gain digital amplifier. Gain of the first stage amplifier can be set by VOL[1:0] terminal.

Digital Amplifier Gain Setting

VOL[1:0]	L,L	L,H	H,L	H,H
Gain	36dB	30dB	24dB	18dB
Input Sensitivity	0.14V	0.28V	0.56V	1.12V
Input Impedance	12.1kΩ	22.0kΩ	37.1kΩ	56.5kΩ

Connect a  $1\mu F$  or more capacitor to the audio signal input terminal (INL and INR) for the rejection of DC signal. And, half voltage of REFA terminal voltage ( $V_{REG}$ ) is output to the reference voltage terminals (VREFL and VREFR). Connect a  $1\mu F$  or more capacitor to the terminals for voltage stabilization.

#### Carrier Clock Selection Function

YDA138 can select the followings by using MODE[2:0] terminal: selection of Internal clock/External clock, selection of Master mode/Slave mode, selection of carrier clock frequency.

MODE[2:0] setting and each operating mode

MODE[2:0]	Operating Mode	CKIO terminal	CERALOCK	Carrier Clock Frequency	
L,L,L	External Clock	4.19MHz input	Linnogogogo	524kHz	
L,L,H	Slave Mode	4. ISIVITZ ITIPUL	Unnecessary	466kHz	
L,H,L	External Clock	4 10MHz output	Necessary	524kHz	
L,H,H	Master Mode	4.19MHz output	Necessary	466kHz	
H,L,L	Internal Clock	500kHz input	Unnecessary	500kHz	
11, ,, ,	Slave Mode	Sooki iz iriput	Uninecessary	500KH2	
H,L,H	Reserved				
H,H,L	Internal Clock	500kHz output	Unnecessary	500kHz	
11,П,∟	Master Mode	SOURI IZ OULPUL	Uninecessary	JUUNI IZ	
H,H,H	Reserved				

When using in External Clock Mater Mode, connect a 4.19MHz resonator (CERALOCK) between XI terminal and XO terminal. No external element to XI terminal and XO terminal is necessary, when using in Internal Clock Master Mode. When using in multi-channel, use one YDA138 (2ch) in Master Mode and use other YDA138 in Slave Mode. At this time,

connect CKIO terminal of YDA138 used in Master Mode and that of YDA138 used in Slave Mode. In addition, select the same clock (either Internal Clock or External Clock) in all YDA138.

In an application with AM tuner, harmonic wave of carrier clock and interference of AM carrier frequency can be prevented by changing carrier clock frequency. The setting terminal for carrier clock frequency (MODE0) can be changed at any timing.

The setting terminal for clock mode (MODE2, MODE1) should be changed during power-off or sleep mode (SLEEPN=L).



#### Headphone Amplifier Function

YDA138 has class AB single-ended push-pull headphone amplifier. Headphone amplifier mode can be set by setting HP terminal to H. Audio signal input terminal and voltage reference terminal is common to digital amplifier.

Connect DC-cut capacitor to headphone amplifier output terminal (HPOL and HPOR).

When a headphone amplifier is not used, HP terminal should be "L" and output terminal (HPOL, HPOR) should be "No Connection".

#### First stage Amplifier Gain Setting function

Headphone amplifier is composed of the first stage amplifier of which gain setting is possible, and 0dB fixed-gain amplifier. Gain of the first stage amplifier can be set by VOL[1:0] terminal.

#### Headphone Amplifier Gain Setting

VOL[1:0]	L,L	L,H	H,L	H,H
Gain	18dB	12dB	6dB	0dB
Input sensitivity	0.14V	0.28V	0.56V	1.12V
Input Impedance	12.1kΩ	22.0kΩ	37.1kΩ	56.5kΩ

#### Control Function

#### Sleep Function

When SLEEPN terminal is L, YDA138 enters the Sleep Mode.

In Sleep mode, all the circuit functions including 5V regulator are stopped to minimize the consumption current. At this time, output stages of digital amplifier and headphone amplifier are disabled and PROTN and CKIO terminal output becomes "Hi-Z".

#### Mute Function

When MUTEN terminal is set to L while HP terminal is L, YDA138 enters the Digital Amplifier Mute mode. In this mode, output stage of Digital Amplifier is disabled.

When MUTEN terminal is set to L while HP terminal is H, YDA138 enters the Headphone Amplifier Mute Mode. In this mode, output stage of Headphone Amplifier outputs the reference voltage.

#### **Headphone Selection Function**

When HP terminal is set to H, YDA138 enters the Headphone Amplifier mode. At this time, output stage of Digital Amplifier is disabled. On the contrary, when HP terminal is set to L, YDA138 enters Digital Amplifier mode. At this time, output of the Headphone Amplifier output is disabled.

When logic of HP terminal is changed, YDA138 restarts and as the result of it, all the protection states are cleared.

#### **Monaural Selection Function**

YDA138 enters the Monaural mode, when connecting VREFR terminal to REFA terminal and then connecting INR terminal to AVSS terminal.

In Digital Amplifier Monaural Mode, maximum continuous output 20W can be obtained by short-circuiting between OUTPL terminal and OUTPR terminal and between OUTML terminal and OUTMR terminal to drive  $4\Omega$  load resistor.

In Headphone Amplifier Monaural Mode, HPOUTL terminal outputs signals and HPOUTR terminal is disabled.



#### Protection Function

YDA138 has Over-current Protection function and Clock Stop Protection function as protection functions for the digital amplifier. In addition, it has Output Current Limit function as a protection function for headphone amplifier. Moreover, YDA138 has Thermal Protection function, Low-voltage Malfunction Prevention function, and Power Supply Voltage Fluctuation Protection function commonly.

#### Over-current Protection Function

This is a function to make the Over-current Protection Mode (disables the output stage of digital amplifier in addition to the output of L signal to PROTN terminal) by detection of short-circuiting (Ground short/Power supply short/Speaker terminal short) in the output stage of digital amplifier.

The over-current protection function can be canceled by power off or setting L to SLEEPN terminal and can be automatically returned after the over-current detection by connection of PROTN terminal and SLEEPN terminal.

#### **Thermal Protection Function**

This is a function to make the Thermal Protection Mode (disables the output stage of digital amplifier and headphone amplifier in addition to the output of L signal to PROTN terminal) by detecting extraordinary high temperature of YDA138. This Thermal Protection mode can be cancelled by lowering temperature of YDA138, power off, or setting L to SLEEPN terminal and can be automatically returned after the extraordinary high temperature detection by connection of PROTN terminal and SLEEPN terminal.

#### **Clock Stop Protection Function**

This is a function to make the Clock Stop Protection mode (disables the output stage of digital amplifier) when carrier clock frequency was extraordinarily lowered in digital amplifier mode.

The Clock Stop Protection mode can be cancelled by returning carrier clock frequency to the right value.

#### Low-voltage Malfunction Prevention Function

This is a function to make the Low-voltage Protection mode (disables the output stage of digital amplifier and headphone amplifier in addition to making "Hi-Z" of PROTN terminal) when voltage at 12V-line power terminal (PVDDREG) becomes lower than Low-voltage detection threshold voltage ( $V_{UVPL}$ ) or voltage at 5V-line power terminal (REFA, DVDD) becomes lower than the voltage ( $V_{UVAL}$ ).

In addition, when voltage at 12V-line power supply terminal becomes lower than  $V_{UVPL}$ , 5V embedded regulator is also disabled.

The Low-voltage Protection mode is cancelled when voltage at each power supply terminal exceeded the low-voltage cancellation threshold voltage ( $V_{UVPH}, V_{UVAH}$ ).

#### Power Supply Voltage Detection Function

This is a function to make Mute mode when voltage at 5V Regulator output terminal (REFA) fluctuated ( $V_{MH}$ ,  $V_{ML}$ ) with respect to twice of the voltage of reference terminals (VREFL, VREFR).

#### **Headphone Amplifier Output Current Limit Function**

YDA138 headphone amplifier has a Current-Limit-Circuit which limits output current so as not to exceed the limit current  $(I_{OCHP})$ .

#### 5V Regulator Function

YDA138 outputs 5V to REFA terminal when SLEEPN terminal is H. Connect a  $1\mu F$  or more capacitor to REFA terminal for voltage stabilization.

Connect REFA terminal to DVDD terminal on a board. And, do not connect the REFA terminal to other terminals except for DVDD terminal and YDA138 control terminals.



#### Pop Noise Reduction Function

The Pop Noise Reduction Function works in the following cases: Power-on, Power-off, Sleep ON/OFF, Mute ON/OFF, and switching time between headphone amplifier and digital amplifier.

Pop noise at the Power-on, Power-off, and Sleep ON/OFF depends on the value of DC-cut capacitor for audio input signal. The smaller the value, the greater the effect on the pop noise reduction; however,  $1\mu F$  of capacitance is recommended in the consideration of the low frequency cutoff.

#### Correspond to Filter less

Normally, when LC filter is not used, carrier signal of 50% modulation comes into speaker even in MUTE state and causes significant loss, and as the result the speaker is heated.

Generally, 10W speaker or so is considered to have inductance component of not less than 20μH.

In the modulation method of YDA138, duty ratio of the carrier signal is several % in the MUTE state, so the speaker inductance component can sufficiently inhibit speaker loss without LC filter; therefore, the speaker is not heated.

#### Speaker Inductance


When YDA138 is used without LC filter, speaker inductance component reduces speaker loss in the MUTE state; therefore, use a speaker with inductance component of 20µH or more at the carrier clock frequency.

#### LC Filter

When connecting LC filters to YDA138, make the following LC filter circuit. Use the following constant in accordance with speaker impedance. By using the following constant, low-pass filter with cutoff frequency=50kHz or so, Q=0.7 or so is configured.

#### LC Filter Constant

RL	L1	C1	C2
4Ω	10 <i>μ</i> H	0.47 μ F	0.01 <i>μ</i> F
8Ω	22 <i>μ</i> H	0.22 μ F	0.01 <i>μ</i> F
16Ω	47 μ H	0.11 <i>μ</i> F	0.01 <i>μ</i> F



LC Filter circuit



#### Allowable Dissipation

The power dissipation of YDA138 is limited by the junction temperature rating (125°C) and package thermal resistance (35.9°C/W).

The power dissipation and junction temperature of YDA138 can be found by the following formula. For the use of YDA138, take care not to exceed the power dissipation and junction temperature.

#### · Formula for the Power Dissipation

Ploss : Allowable Dissipation (W)


Pout :Output Power (W)
Rpn :0.66 (Constant)
RI :Load Resistor (Ω)

ldc  $: 0.035(Constant / at V_{DDP}=12V)$ 

0.028(Constant / at  $V_{DDP}$ =9V)

0.038(Constant / at V<sub>DDP</sub>=13.5V)

Vdc : Power supply voltage (V)



Maximum allowable dissipation of YDA138

#### ·Formula for the junction temperature

$$T_i = Ploss * \theta_i a + Ta$$

Ploss : Allowable Dissipation (W)

θja :35.9 (Constant/ package thermal resistance (°C/W))

Ta : Ambient Temperature (°C)


#### Mounting

The package (42SSOP) for YDA138 has Thermal Pad for radiation on the bottom. This Thermal Pad does not need soldering on the board.


#### ·Example of Pattern

Thermal resistance of the package is  $35.9^{\circ}$ C/W. This thermal resistance was measured under the following conditions: mounting board  $136\text{mm} \times 85\text{mm}$ , copper leaf board density 154%, no wind. In addition, a part of the board that faces to Thermal Pad is a pattern (4mm\*6mm) without etching resist, the pattern is connected to the opposite side by through-hole ( $\phi$  0.4).

#### YDA138 Package bottom




#### Example of pattern






- ■Application circuit examples
- ●2-channel Operating Mode (Internal Clock Master Mode)



ID	Value	Element	ID	Value	Element	
C1	1 μ F	Multilayer ceramic capacitor	R1	100kΩ	Chip Resistor	
C2	1 μ F	Multilayer ceramic capacitor	R2	1kΩ	Chip Resistor	
C3	0.1 μ F	Multilayer ceramic capacitor	R3	100kΩ	Chip Resistor	
C4	10 μ F	Electrolytic capacitor	R4	680Ω	Chip Resistor	
		(0.1 μ F Ceramic capacitor)				
C5,C6	4.7 μ F	Multilayer ceramic capacitor	R5	1MΩ	Chip Resistor	
C7	330 μ F	Electrolytic capacitor	U1	(CERALOCK) CSTCR4M19G53-B0		




• Monaural Operating Mode (Internal Clock Master Mode)





#### Multi-channel Operating Mode





# ■Electrical characteristic

# ● Absolute Maximum Ratings Note 6)

Item	Symbol	Min.	Max.	Unit
Power supply terminal (VDDP) Voltage Range Note 1,2,3)	$V_{ m DDP}$	-0.3	14.0	V
SLEEPN, PROTN terminal Voltage Range	$V_{\rm IN1}$	$V_{SS}$ -0.3	$V_{DDP}$ +0.3	V
CKIO Input/Output terminal Voltage Range	$V_{IN2}$	$V_{SS}$ -0.3	$V_{REG}$ +1.0	V
Voltage Range of terminals for control Note 4)	$V_{IN3}$	$V_{SS}$ -0.3	$V_{REG}$ +1.0	V
Voltage Range of Input/output terminals Note 5)	$V_{\rm IN4}$	$V_{SS}$ -0.3	$V_{REG}$ +0.3	V
Allowable dissipation (Ta=25°C)	$P_{\mathrm{D25}}$		2.7	W
Allowable dissipation (Ta=70°C)	$P_{\mathrm{D70}}$		1.45	W
Junction temperature	$T_{JMAX}$		125	°C
Storage Temperature	$T_{STG}$	-50	125	°C

Note 1) VSS means AVSS, VSSBGR, DVSS, PVSSR and PVSSL. Place all VSS terminals in the same potential.

Note 2) All the voltages are measured with respect to  $V_{SS}=0V$ .

Note 3) Power supply terminal (VDDP) means PVDDREG, PVDDPR, PVDDMR, PVDDPL and PVDDML.

Note 4) Control Input/Output terminal means MUTEN, HP, VOL[1:0] and MODE[2:0].

Note 5) Input/output terminal means INL, VREFL, INR, VREFR, XI and XO.

Note 6) Absolute Maximum Ratings is values which must not be exceeded to guarantee device reliability and life, and when using a device in excess even a moment, it may immediately cause damage to device or may significantly deteriorate its reliability

#### Recommended Operating Condition

Item	Symbol	Min.	Тур.	Max.	Unit
Power Supply Voltage Note 7)	$V_{ m DDP}$	9.0	12.0	13.5	V
Operating Ambient Temperature	Ta	-40	25	85	°C
Speaker Impedance (Stereo)	$R_{LS}$	7.5	8		Ω
Speaker Impedance (Mono)	$R_{LM}$	3.75	4		Ω
Headphone Impedance	$R_{LHP}$	16	32		Ω

Note 7) All the voltages are measured with respect to  $V_{SS}=0V$ .



# ●DC Characteristics (V<sub>SS</sub>=0V, V<sub>DDP</sub>=12V±0.5V, Ta=0°C to 85°C, unless otherwise specified)

Item	Symbol	Min.	Тур.	Max.	Unit
REFA Output terminal voltage	$V_{REG}$	4.5	5	5.5	V
PROTN terminal Low level output voltage (I <sub>OL</sub> =1.6mA)	$V_{OLP}$			0.4	V
CKIO terminal High level output voltage (I <sub>OH</sub> =-80μA)	$V_{\mathrm{OHC}}$	4.0			V
CKIO terminal Low level output voltage (I <sub>OL</sub> =1.6mA)	$V_{ m OLC}$			0.5	V
SLEEPN, CKIO terminal High level input voltage	$V_{\mathrm{IH}1}$	2.2			V
SLEEPN, CKIO terminal Low level input voltage	$V_{\rm IL1}$			0.8	V
Input terminals for control High level input voltage	$V_{\mathrm{IH2}}$	3.5			V
Input terminals for control Low level input voltage	$V_{\rm IL2}$			1.5	V
REFA/DVDD terminal Start-up threshold voltage	$V_{UVAH}$		3.7		V
REFA/DVDD terminal Cutoff threshold voltage	$V_{UVAL}$		3.3		V
PVDDREG terminal start-up threshold voltage	$V_{UVPH}$		8.0		V
PVDDREG terminal Cutoff threshold voltage	$V_{\mathrm{UVPL}}$		7.6		V
Power Supply Fluctuation Cutoff threshold voltage (lower limit)	$V_{ m ML}$		VREF*1.8		V
Power Supply Fluctuation Cutoff threshold voltage (upper limit)	$V_{\mathrm{MH}}$		VREF*2.2		V
Headphone Amplifier limit current	$I_{OCHP}$		50		mA

# ●AC characteristics (V<sub>SS</sub>=0V, V<sub>DDP</sub>=12V±0.5V, Ta=0°C to 85°C, unless otherwise specified)

Item	Symbol	Min.	Тур.	Max.	Unit
Master Clock Frequency (internal clock mode)	$F_{CK}$		500		kHz
Clock Stop Detection Carrier Clock Frequency	$F_{UFP}$		150		kHz
Consumption Current (Sleep mode)	$I_{SLEEP}$		1		μΑ
Consumption Current (Mute mode)	I <sub>MUTE</sub>		20		mA
Consumption Current (Digital amplifier output in no-signal input)	$I_{DDD}$		40		mA
Consumption Current (Headphone output in no-signal input)	$I_{DDH}$		10		mA

Note1)  $8\Omega$  resistor and  $30\mu H$  coil are used as an output load in order to obtain various digital amplifier characteristics.



● Analog Characteristics (V<sub>SS</sub>=0V, V<sub>DDP</sub>=12V, Ta=25°C, Frequency:1kHz, unless otherwise specified)

# **Digital Amplifier Section**

Item	Condition	Symbol	Min.	Тур.	Max.	Unit
Maximum Output (stereo) (THD+N=10%)	$R_L=8\Omega$	р		10.0		W
Maximum Output (mono) (THD+N=10%)	$R_L=4\Omega$	$P_{O}$		20.0		W
Voltage Gain (at 1V input sensitivity)		$A_{V}$		18		dB
Total Harmonic Distortion Rate (stereo) (BW: 20kHz)	$R_L=8\Omega$ , $P_O=1.0W$	THD+N		0.02		%
Total Harmonic Distortion Rate (mono) (BW: 20kHz)	$R_L=4\Omega$ , $P_O=10W$			0.1		%
Signal /Noise Ratio (BW: 20kHz A-Filter)	$R_L=8 \Omega, P_O=10W, VOL[1:0]=H,H$	SNR		103		dB
Channel Separation Ratio	VOL[1:0]=H,H	CS		-70		dB
Maximum Efficiency	$R_L=8\Omega$ , $P_O=10W$	η		88		%
Output Offset Voltage		Vo		±20		mV

Note) All the values of analog characteristics were obtained by using our evaluation circumstance.

Depending upon parts and pattern layout to use, characteristics may be changed.


 $8\Omega$  resistor and  $30\mu H$  coil are used as an output load in order to obtain various digital amplifier characteristics.


#### Headphone Amplifier Section


Item	Condition	Symbol	Min.	Тур.	Max.	Unit
Maximum Output (THD+N=10%)	$R_L=32\Omega$	$P_{ho}$		50.0		mW
Total Harmonic Distortion Rate (BW: 20kHz)	$R_L=32\Omega$ , $P_{ho}=30mW$	THD+N		0.01		%
Signal /Noise Ratio (BW: 20kHz A-Filter)	R <sub>L</sub> =32 Ω, P <sub>ho</sub> =20mW, VOL[1:0]=H,H	SNR		95		dB
Channel Separation Ratio	$R_L=32\Omega$ , VOL[1:0]=H,H	CS		-75		dB





- ■Typical characteristics examples
- Digital Amplifier Characteristics (V<sub>DDP</sub>=12V, R<sub>L</sub>=8 Ω +30μH, Frequency=1kHz, VOL[1:0]=H,H, MODE[2:0]=L,H,L)


























● Headphone Amplifier Characteristics (V<sub>DDP</sub>=12V, R<sub>L</sub>=32 Ω, Frequency=1kHz, VOL[1:0]=H,H, MODE[2:0]=L,H,L)












# ■Package outline

C-PK42EP-3



モールドコーナー形状は、この図面と若干異なるタイプもあります。カッコ内の寸法値は参考値です。

モールド外形寸法はバリを含みません。

The shape of the molded corner may slightly differ from the shape in this diagram.

The figure in the parentheses () should be used as a reference.

Plastic body dimensions do not include resin burr.

UNIT: mm

注) 表面実装LSIは、保管条件、及び半田付けについての特別な配慮が必要です。 詳しくはヤマハ代理店までお問い合わせください。

The storage and soldering of LSIs for surface mounting need special consideration. For detailed information, please contact your local Yamaha agent.



# IMPORTANT NOTICE

- 1. YAMAHA RESERVES THE RIGHT TO MAKE CHANGES TO ITS PRODUCTS AND TO THIS DOCUMENT WITHOUT NOTICE. THE INFORMATION CONTAINED IN THIS DOCUMENT HAS BEEN CAREFULLY CHECKED AND IS BELIEVED, HOWEVER, YAMAHA SHALL ASSUME NO RESPONSIBILITIES FOR INACCURACIES AND MAKE NO COMMITMENT TO UPDATE OR TO KEEP CURRENT THE INFORMATION CONTAINED IN THIS DOCUMENT.
- 2. THESE YAMAHA PRODUCTS ARE DESIGNED ONLY FOR COMMERCIAL AND NORMAL INDUSTRIAL APPLICATIONS, AND ARE NOT SUITABLE FOR OTHER USES, SUCH AS MEDICAL LIFE SUPPORT EQUIPMENT. NUCLEAR FACILITIES, CRITICAL CARE EQUIPMENT OR ANY OTHER APPLICATION THE FAILURE OF WHICH COULD LEAD TO DEATH, PERSONAL INJURY OR ENVIRONMENTAL OR PROPERTY DAMAGE. USE OF THE PRODUCTS IN ANY SUCH APPLICATION IS AT THE CUSTOMER'S OWN RISK AND EXPENSE.
- 3. YAMAHA SHALL ASSUME NO LIABILITY FOR INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES OR INJURY THAT MAY RESULT FROM MISAPPLICATION OR IMPROPER USE OR OPERATION OF THE PRODUCT.
- 4. YAMAHA MAKES NO WARRANTY OR REPRESENTATION THAT THE PRODUCTS ARE SUBJECT TO INTELLECTUAL PROPERTY LICENSE FROM YAMAHA OR ANY THIRD PARTY, AND YAMAHA MAKES NO WARRANTY OR REPRESENTATION OF NON-INFRINGEMENT WITH RESPECT TO THE PRODUCTS. YAMAHA SPECIFICALLY EXCLUDES ANY LIABILITY TO THE CUSTOMER OR ANY THIRD PARTY ARISING FROM OR RELATED TO THE PRODUCTS INFRINGEMENT OF ANY THIRD PARTY'S INTELLECTUAL PROPERTY RIGHTS, INCLUDING THE PATENT, COPYRIGHT, TRADEMARK OR TRADE SECRET RIGHTS OF ANY THIRD PARTY.
- 5. EXAMPLES OF USE DESCRIBED HEREIN ARE MERELY TO INDICATE THE CHARACTERISTICS AND PERFORMANCE OF PRODUCTS YAMAHA SHALL ASSUME NO RESPONSIBILITY FOR ANY INTELLECTUAL PROPERTY CLAIMES OR OTHER PROBLEMS THAT MAY RESULT FROM APPLICATIONS BASED ON THE EXAMPLES DESCRIBED HEREIN, YAMAHA MAKES NO WARRANTY WITH RESPECT TO THE PRODUCTS, EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR USE AND TITLE
- 6. YAMAHA MAKES EVERY EFFORT TO IMPROVE THE QUALITY AND RELIABILITY OF ITS PRODUCTS. HOWEVER, ALL SEMICONDUCTOR PRODUCTS FAIL WITH SOME PROBABILITY. THEREFORE, YAMAHA REQUIRES THAT SUFFICIENT CARE BE GIVEN TO ENSURING SAFE DESIGN IN CUSTOMER PRODUCTS SUCH AS REDUNDANT DESIGN, ANTI-CONFLAGRATION DESIGN, AND DESIGN FOR PREVENTING MALFUNCTION IN ORDER TO PREVENT ACCIDENTS RESULTING IN INJURY OR DEATH, FIRE OR OTHER SOCIAL DAMAGE FROM OCCURRING AS A RESULT OF PRODUCT FAILURE.
- 7. INFORMATION DESCRIBED IN THIS DOCUMENT: APPLICATION CIRCUITS AND ITS CONSTANTS AND CALCULATION FORMULAS, PROGRAMS AND CONTROL PROCEDURES ARE PROVIDED FOR THE PURPOSE OF EXPLAINING TYPICAL OPERATION AND USAGE. THEREFORE, PLEASE EVALUATE THE DESIGN SUFFICIENTLY AS WHOLE SYSTEM UNDER THE CONSIDERATION OF VARIOUS EXTERNAL OR ENVIRONMENTAL CONDITIONS AND DETERMINE THEIR APPLICATION AT THE CUSTOMER'S OWN RISK, YAMAHA SHALL ASSUME NO RESPONSIBILITY FOR CLAIMS, DAMAGES, COSTS AND EXPENSES CAUSED BY THE CUSTOMER OR ANY THIRD PARTY, OWING TO THE USE OF THE ABOVE INFORMATION.

Notice

The specifications of this product are subject to improvement changes without prior notice.

AGENT	

# - YAMAHA CORPORATION -

Address inquiries to:

Semiconductor Sales & Marketing Department

■ Head Office 203, Matsunokijima, Toyooka-mura

Iwata-gun, Shizuoka-ken, 438-0192, Japan

Tel. +81-539-62-4918 Fax. +81-539-62-5054

2-17-11 Takanawa. Minato-ku, ■ Tokyo Office

Tokyo, 108-8568, Japan Tel. +81-3-5488-5431 Fax. +81-3-5488-5088

■ Osaka Office 3-12-12, Minami Senba, Chuo-ku, Osaka City, Osaka, 542-0081, Japan

Tel. +81-6-6252-6221 Fax. +81-6-6252-6229